vu cs302 Mid Term - Quiz No.4
vu cs302 Digital Logic Design Quiz
This quiz belongs to book/course code vu cs302 Digital Logic Design of vu organization. We have 30 quizzes available related to the book/course Digital Logic Design. This quiz has a total of 10 multiple choice questions (MCQs) to prepare and belongs to topic Mid Term. NVAEducation wants its users to help them learn in an easy way. For that purpose, you are free to prepare online MCQs and quizzes.
NVAEducation also facilitates users to contribute in online competitions with other students to make a challenging situation to learn in a creative way. You can create one to one, and group competition on an topic of a book/course code. Also on NVAEducation you can get certifications by passing the online quiz test.
Question 1: The capability that allows the PLDs to be programmed after they have been installed on a circuit board is called __________
Radiation-Erase programming method (REPM)
In-System Programming (ISP)
In-chip Programming (ICP)
Electronically-Erase programming method(EEPM)
Question 2: In order to synchronize two devices that consume and produce data at different rates, we can use __________
Read Only Memory
Fist In First Out Memory
Flash Memory
Fast Page Access Mode Memory
Question 3: The main use of the Multiplexer is to
Select data from multiple sources and to route it to a single Destination
Select data from Single source and to route it to a multiple Destinations
Select data from Single source and to route to single destination
Select data from multiple sources and to route to multiple destinations
Question 5: The device shown here is most likely a
Comparator
Multiplexer Click here for detail
Demultiplexer
Parity generator
Question 6: GAL is an acronym for __________.
Giant Array Logic
General Array Logic
Generic Array Logic
Generic Analysis Logic
Question 7: An alternate method of implementing Comparators which allows the Comparators to be easily cascaded without the need for extra logic gates is __________
Using a single comparator
Using Iterative Circuit based Comparators
Connecting comparators in vertical hierarchy
Extra logic gates are always required.
Question 8: The alternate solution for a demultiplexer-register combination circuit is __________
Parallel in / Serial out shift register
Serial in / Parallel out shift register
Parallel in / Parallel out shift register
Serial in / Serial Out shift register
Question 9: The __________ Encoder is used as a keypad encoder.
2-to-8 encoder
4-to-16 encoder
BCD-to-Decimal
Decimal-to-BCD Priority
