For a positive edge-triggered J-K flip-flop with both J and K-03861

For a positive edge-triggered J-K flip-flop with both J and K HIGH, the outputs will __________ if the clock goes HIGH.

This multiple choice question (MCQ) is related to the book/course vu cs302 Digital Logic Design. It can also be found in vu cs302 Mid Term - Quiz No.4.